chip line temp class 105c designed to meet ul 1950/iec-950 requirements working voltage 250 vrms, supplementary insulation 1. inductance: @ 0.1 vrms, 10 khz, 10-8-9-7 = 418 to 462 h 2. leakage inductance: @ 0.1 vrms, 100 khz 10-8-9-7 w/ 1-3-2-4 shorted = 15 h max 3. iwc: 1-3-2-4 to 10-8-9-7 @ 100 khz, 0.1vrms = 50 pf max 4. turns ratio: 10-8 : 9-7 : 1-3 : 2-4 = 1 : 1 : 1 : 1 2% 5. dc resistance: ohms max 1-3, 2-4 = 0.60 10-8, 9-7 = 1.60 6. longitudinal balance: v1 = 0dbm @ 100 khz rs = 100 ohms, rl = 100 ohms, line = 1-3-2-4 chip = 10-8-9-7, v2 = 60 db min 7. dielectric strength: 1500 vac, 1 minute (2500 vdc, 1 second, minimum automatic test 2 second minimum manual test) 1-2-3-4 to 7-8-9-10 all windings to core 8. harmonic distortion: v1 = 5.32 vrms @ 100 khz, rs = 100 ohms, rl = 100 ohms, line = 1-3-2-4, chip = 10-8-9-7 v2 = -80 db max transformer, adsl cp .010 .02 angle 3 place 2 place unless otherwise noted tolerances 34318 1 end page rev part number + - + - + - title specifications 10 7 4 1 3 2 8 9 wayzata, mn 55391 corporation schott 1000 parkers lake road schott 34318 yyww inches (mm) .560 max (14.22) .560 max (14.22) .500 max (12.70) .606 (15.39) .100 (2.54) 5 1 10 6 .100 (2.54) .035 (0.89) ref pwb layout .71 (18.03) .063 (1.60) pins: .016 x .028 (0.40 x 0.70) .670.010 (17.02) note: coplanarity of .004 across all leads agency approval: babt cert #610066 ul e145198 e ? 2000 schott corporation, 1000 parkers lake road, wayzata mn, 55391 (952) 475-1173
|